drivers/phy/xilinx

Xilinx/AMD Zynq UltraScale+ MPSoC GT high-speed transceiver PHY

Controls the multi-protocol high-speed serial transceivers built into AMD (formerly Xilinx) Zynq UltraScale+ MPSoC chips, configuring the shared SerDes lanes for USB 3.0, SATA 3.1, DisplayPort, PCIe, and SGMII Ethernet links. These SoCs combine ARM cores with FPGA fabric and have been shipping since around 2016 into embedded, industrial, and automotive designs.

keep conf=0.87 deploy=low replacement=none subsystem=phy category=bus-other
87%

recommendation

It should stay in the kernel because the Zynq UltraScale+ MPSoC family is still actively sold by AMD with product longevity commitments through 2045, and the PHY code was still being touched as part of upstream subsystem refactoring in 2026. Because the transceiver block is built into the SoC, no other driver can replace it for boards using this silicon.

repository signals

3 files
1,090 source lines
16 commits, 5y
+256 / −200 lines added / removed, 5y
10 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 16 total · active in 11/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 0 commits · +0 −0 2021-06: 0 commits · +0 −0 2021-07: 0 commits · +0 −0 2021-08: 1 commit · +3 −0 2021-09: 0 commits · +0 −0 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 0 commits · +0 −0 2022-01: 1 commit · +6 −5 2022-02: 0 commits · +0 −0 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 0 commits · +0 −0 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 0 commits · +0 −0 2022-09: 0 commits · +0 −0 2022-10: 0 commits · +0 −0 2022-11: 0 commits · +0 −0 2022-12: 0 commits · +0 −0 2023-01: 0 commits · +0 −0 2023-02: 0 commits · +0 −0 2023-03: 1 commit · +2 −3 2023-04: 0 commits · +0 −0 2023-05: 0 commits · +0 −0 2023-06: 2 commits · +43 −53 2023-07: 1 commit · +4 −1 2023-08: 0 commits · +0 −0 2023-09: 0 commits · +0 −0 2023-10: 0 commits · +0 −0 2023-11: 0 commits · +0 −0 2023-12: 0 commits · +0 −0 2024-01: 0 commits · +0 −0 2024-02: 1 commit · +1 −1 2024-03: 1 commit · +2 −4 2024-04: 0 commits · +0 −0 2024-05: 0 commits · +0 −0 2024-06: 5 commits · +101 −99 2024-07: 0 commits · +0 −0 2024-08: 1 commit · +56 −0 2024-09: 0 commits · +0 −0 2024-10: 1 commit · +1 −1 2024-11: 0 commits · +0 −0 2024-12: 0 commits · +0 −0 2025-01: 0 commits · +0 −0 2025-02: 0 commits · +0 −0 2025-03: 0 commits · +0 −0 2025-04: 1 commit · +37 −33 2025-05: 0 commits · +0 −0 2025-06: 0 commits · +0 −0 2025-07: 0 commits · +0 −0 2025-08: 0 commits · +0 −0 2025-09: 0 commits · +0 −0 2025-10: 0 commits · +0 −0 2025-11: 0 commits · +0 −0 2025-12: 0 commits · +0 −0 2026-01: 0 commits · +0 −0 2026-02: 0 commits · +0 −0 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

  1. lore.kernel.org

    `phy-zynqmp.c` was still being updated as part of a PHY subsystem refactor in March 2026, which is evidence the driver remains integrated with active upstream work rather than abandoned.

  2. amd.com

    AMD still markets Zynq UltraScale+ MPSoCs, states UltraScale+ adaptive SoCs are supported through 2045, and lists USB 3.0, SATA 3.1, DisplayPort, and Gigabit Ethernet capabilities that match this PHY driver's use cases.

  3. amd.com

    Automotive-grade Zynq UltraScale+ XA MPSoCs are still actively marketed, supporting the conclusion that new niche deployments continue in 2025-era embedded/industrial/automotive designs.

codex reasoning notes (technical)

Local source inspection via `exec_command` showed this directory contains only `phy-zynqmp.c`, a real PHY driver for ZynqMP high-speed transceivers handling USB/SGMII/SATA/DisplayPort on ZynqMP SoCs. `lore_file_timeline` on `drivers/phy/xilinx/phy-zynqmp.c` showed continued upstream touchpoints through 2026; the cited lore URL came from that tool. AMD product URLs were obtained by web search (`turn0search0` and `turn0search1`) and show the silicon family is still sold with long lifecycle commitments. This is specialized embedded hardware with ongoing but niche deployment, so keep rather than deprecate; there is no natural upstream replacement driver because the PHY is SoC-specific.