Internal resource and pipeline configuration code for version 3.6 of AMD's Display Core (DCN), the display engine block found in recent AMD APUs. It describes how display pipes, planes, and clocks are wired up so the larger amdgpu graphics driver can drive monitors on these chips.
This is not a standalone driver but a sub-component of the amdgpu display stack, providing the per-generation DCN 3.6 resource definitions that the main AMD GPU driver consumes. It only makes sense as part of amdgpu and should be evaluated alongside that larger driver rather than on its own.
repository signals
2files
2,315source lines
24commits, 5y
+2,396 / −81lines added / removed, 5y
18authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 24 total · active in 10/61 months
sources
No sources cited.
codex reasoning notes (technical)
Not a driver directory: DCN3.6 display resource/planning code inside the AMDGPU display stack, not a standalone kernel-bound hardware driver.