Internal building-block code for the Multiple Pipe/Plane Combiner (MPC) block inside AMD's Display Core Next 2.0 hardware, used by Navi-generation Radeon GPUs (RX 5000 series, circa 2019) to compose multiple display planes into a single output. It is part of the larger amdgpu display driver, not a separate device driver.
This is not actually a driver directory; it is a subcomponent of AMD's Display Core inside the amdgpu graphics driver, providing helper logic for the DCN 2.0 generation's plane-compositing hardware block. It only makes sense in the context of the larger AMD display stack and is not independently loadable or removable.
repository signals
2files
922source lines
1commits, 5y
+922 / −0lines added / removed, 5y
1authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 1 total · active in 1/61 months
sources
No sources cited.
codex reasoning notes (technical)
Not a driver directory: internal AMD DCN2.0 display pipeline helper code under amdgpu Display Core (MPC block), not a standalone kernel-bound hardware driver.