drivers/gpu/drm/amd/display/dc/hubp/dcn31

AMD DCN 3.1 HUBP display block component

Internal source code for the Hub Pipe (HUBP) block of AMD's Display Core Next 3.1 hardware, which is the display engine found in Ryzen APUs from the Van Gogh and Yellow Carp generations (roughly 2021 onward, including the Steam Deck and Rembrandt-based laptops). It handles fetching pixel data from memory into the display pipeline.

not-a-driver conf=1.00 deploy=none replacement=none subsystem=gpu category=not-a-driver
100%

recommendation

This is not a standalone driver but an internal sub-component of the larger amdgpu display stack. It implements one hardware block (HUBP) of the DCN 3.1 display controller and is compiled into the amdgpu driver rather than loaded on its own, so it has no independent lifecycle to evaluate.

repository signals

2 files
387 source lines
6 commits, 5y
+392 / −5 lines added / removed, 5y
6 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 6 total · active in 5/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 0 commits · +0 −0 2021-06: 0 commits · +0 −0 2021-07: 0 commits · +0 −0 2021-08: 0 commits · +0 −0 2021-09: 0 commits · +0 −0 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 0 commits · +0 −0 2022-01: 0 commits · +0 −0 2022-02: 0 commits · +0 −0 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 0 commits · +0 −0 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 0 commits · +0 −0 2022-09: 0 commits · +0 −0 2022-10: 0 commits · +0 −0 2022-11: 0 commits · +0 −0 2022-12: 0 commits · +0 −0 2023-01: 0 commits · +0 −0 2023-02: 0 commits · +0 −0 2023-03: 0 commits · +0 −0 2023-04: 0 commits · +0 −0 2023-05: 0 commits · +0 −0 2023-06: 0 commits · +0 −0 2023-07: 0 commits · +0 −0 2023-08: 0 commits · +0 −0 2023-09: 0 commits · +0 −0 2023-10: 0 commits · +0 −0 2023-11: 0 commits · +0 −0 2023-12: 0 commits · +0 −0 2024-01: 0 commits · +0 −0 2024-02: 0 commits · +0 −0 2024-03: 0 commits · +0 −0 2024-04: 1 commit · +368 −0 2024-05: 0 commits · +0 −0 2024-06: 0 commits · +0 −0 2024-07: 0 commits · +0 −0 2024-08: 0 commits · +0 −0 2024-09: 0 commits · +0 −0 2024-10: 1 commit · +1 −0 2024-11: 0 commits · +0 −0 2024-12: 0 commits · +0 −0 2025-01: 2 commits · +2 −1 2025-02: 0 commits · +0 −0 2025-03: 0 commits · +0 −0 2025-04: 0 commits · +0 −0 2025-05: 0 commits · +0 −0 2025-06: 0 commits · +0 −0 2025-07: 1 commit · +20 −1 2025-08: 0 commits · +0 −0 2025-09: 0 commits · +0 −0 2025-10: 1 commit · +1 −3 2025-11: 0 commits · +0 −0 2025-12: 0 commits · +0 −0 2026-01: 0 commits · +0 −0 2026-02: 0 commits · +0 −0 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

No sources cited.

codex reasoning notes (technical)

Not a driver directory: internal AMD DCN3.1 HUBP display-block implementation under amdgpu/display, with no standalone kernel device-driver entry point.