Internal helper code inside AMD's Display Core (DC) and Display Mode Library (DML) that handles Display Stream Compression (DSC) calculations for Radeon and Ryzen integrated GPUs. It is shared math and modelling logic used by the amdgpu display pipeline, not a standalone hardware driver.
This is not actually a driver directory; it is a subfolder of supporting math and modelling routines that the AMD display stack uses to plan DSC-compressed display modes. It only makes sense as part of the larger amdgpu DRM driver and should not be evaluated for keep-or-remove on its own.
repository signals
3files
1,054source lines
6commits, 5y
+1,110 / −56lines added / removed, 5y
6authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 6 total · active in 5/61 months
sources
No sources cited.
codex reasoning notes (technical)
Not a driver directory: internal AMD display-model/DSC helper code under DC/DML, not a kernel-bound hardware driver entry-point directory.