drivers/gpu/drm/amd/display/dc/dml/dcn35

AMD DCN 3.5 Display Mode Library (DML) support code

Internal mathematical helper code inside AMD's Display Core (DC) component that calculates bandwidth, timing, and watermark parameters for the DCN 3.5 display hardware found in recent Ryzen APUs. It is consumed by the AMD GPU driver rather than being a driver in its own right.

not-a-driver conf=1.00 deploy=none replacement=none subsystem=gpu category=not-a-driver
100%

recommendation

This is not actually a driver directory; it is a subfolder of AMD's Display Mode Library that provides the mode-validation and bandwidth math used by the amdgpu display pipeline for DCN 3.5 generation hardware. It ships as part of the broader amdgpu driver and has no independent lifecycle to evaluate.

repository signals

2 files
664 source lines
33 commits, 5y
+809 / −145 lines added / removed, 5y
19 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 33 total · active in 17/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 0 commits · +0 −0 2021-06: 0 commits · +0 −0 2021-07: 0 commits · +0 −0 2021-08: 0 commits · +0 −0 2021-09: 0 commits · +0 −0 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 0 commits · +0 −0 2022-01: 0 commits · +0 −0 2022-02: 0 commits · +0 −0 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 0 commits · +0 −0 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 0 commits · +0 −0 2022-09: 0 commits · +0 −0 2022-10: 0 commits · +0 −0 2022-11: 0 commits · +0 −0 2022-12: 0 commits · +0 −0 2023-01: 0 commits · +0 −0 2023-02: 0 commits · +0 −0 2023-03: 0 commits · +0 −0 2023-04: 0 commits · +0 −0 2023-05: 0 commits · +0 −0 2023-06: 0 commits · +0 −0 2023-07: 0 commits · +0 −0 2023-08: 1 commit · +528 −0 2023-09: 4 commits · +122 −99 2023-10: 0 commits · +0 −0 2023-11: 4 commits · +82 −4 2023-12: 3 commits · +31 −8 2024-01: 3 commits · +10 −6 2024-02: 1 commit · +2 −2 2024-03: 6 commits · +12 −8 2024-04: 1 commit · +2 −2 2024-05: 1 commit · +1 −1 2024-06: 0 commits · +0 −0 2024-07: 0 commits · +0 −0 2024-08: 0 commits · +0 −0 2024-09: 0 commits · +0 −0 2024-10: 0 commits · +0 −0 2024-11: 0 commits · +0 −0 2024-12: 1 commit · +2 −2 2025-01: 1 commit · +2 −0 2025-02: 0 commits · +0 −0 2025-03: 1 commit · +1 −1 2025-04: 2 commits · +4 −4 2025-05: 1 commit · +3 −3 2025-06: 0 commits · +0 −0 2025-07: 0 commits · +0 −0 2025-08: 0 commits · +0 −0 2025-09: 1 commit · +1 −1 2025-10: 1 commit · +4 −2 2025-11: 1 commit · +2 −2 2025-12: 0 commits · +0 −0 2026-01: 0 commits · +0 −0 2026-02: 0 commits · +0 −0 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

No sources cited.

codex reasoning notes (technical)

Not a driver directory: internal AMD DRM Display Mode Library (DML) support code for DCN3.5 calculations, not a standalone kernel-bound hardware driver.