Internal helper code for the display clock generator (DCCG) on AMD's DCN 3.1.4 display IP, which is the display engine found in recent Ryzen APUs. It is one piece of the much larger amdgpu Display Core, handling pixel and stream clock programming for that specific generation.
This is not actually a driver directory; it is a small set of clock-generator helper routines that live inside AMD's amdgpu display stack and support the DCN 3.1.4 display hardware block (used in Ryzen APUs such as the Phoenix family). It ships as part of the larger amdgpu driver rather than as a standalone module, so it cannot be evaluated for keep/remove on its own.
repository signals
2files
626source lines
7commits, 5y
+638 / −12lines added / removed, 5y
7authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 7 total · active in 3/61 months
sources
No sources cited.
codex reasoning notes (technical)
Not a driver directory: contains AMD DCN3.1.4 display clock-generator helper code inside the amdgpu display stack, not a standalone kernel-bound hardware driver.