Internal support code for the display clock generator on AMD's DCN 3.1 display hardware, which is the display engine built into Ryzen 6000-series ("Rembrandt") and related APUs from around 2022. It programs the pixel and reference clocks feeding the display pipes and is compiled as part of the larger amdgpu graphics driver rather than as a standalone module.
This is not actually a driver directory; it is a small chunk of internal helper code inside AMD's amdgpu display stack that handles clock generation for the DCN 3.1 display block (used in Ryzen APUs like Rembrandt). It only exists as a building block of the larger AMD GPU driver and cannot be loaded or evaluated on its own.
repository signals
2files
1,127source lines
7commits, 5y
+1,131 / −4lines added / removed, 5y
7authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 7 total · active in 4/61 months
sources
No sources cited.
codex reasoning notes (technical)
Not a driver directory: internal AMD DCN3.1 display clock-generator helper code within the amdgpu display stack, not a standalone kernel-bound hardware driver.