Internal helper code inside AMD's amdgpu display stack that manages clock generation for the DCN 2.0 display hardware block, used in Navi-generation Radeon GPUs (RX 5000 series and related APUs). It is not a standalone hardware driver but a sub-component of the larger AMD display core.
This is not actually a driver directory; it is a sub-folder of supporting code within AMD's display core (DC) that handles display clock management for the DCN 2.0 IP block. It lives and dies with the broader amdgpu driver and is not subject to standalone keep-or-remove decisions.
repository signals
2files
648source lines
15commits, 5y
+139 / −70lines added / removed, 5y
12authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 15 total · active in 11/61 months
sources
No sources cited.
codex reasoning notes (technical)
Not a driver directory: internal AMD DCN2.0 display clock-manager helper code within amdgpu/display, not a kernel-bound hardware driver entry-point directory.