drivers/clk/socfpga

Intel/Altera SoCFPGA, Stratix, Cyclone, and Agilex clock controllers

On-chip clock controllers found in Intel (formerly Altera) SoC FPGAs, including the Arria, Cyclone, Stratix 10, Agilex, N5X, and Agilex 5 families. These chips combine ARM application processors with FPGA fabric and are widely used in embedded, industrial, networking, and aerospace gear from the 2010s through today.

keep conf=0.91 last_sold=2025 deploy=medium replacement=none subsystem=clk category=platform-vendor
91%

recommendation

It should stay in the kernel because the hardware is still actively sold by Intel/Altera in 2025 and the driver is under active development, with new Agilex 5 clock support being merged on the linux-clk list as recently as October 2025. This is current silicon with ongoing upstream enablement, not legacy code.

repository signals

17 files
3,558 source lines
35 commits, 5y
+1,213 / −336 lines added / removed, 5y
15 authors, 5y
monthly commits · 2021-04-21 → 2026-04-21 · 35 total · active in 14/61 months
2021 2022 2023 2024 2025 2026 2021-04: 0 commits · +0 −0 2021-05: 0 commits · +0 −0 2021-06: 5 commits · +253 −62 2021-07: 3 commits · +14 −5 2021-08: 0 commits · +0 −0 2021-09: 3 commits · +2 −15 2021-10: 0 commits · +0 −0 2021-11: 0 commits · +0 −0 2021-12: 2 commits · +3 −3 2022-01: 0 commits · +0 −0 2022-02: 2 commits · +4 −4 2022-03: 0 commits · +0 −0 2022-04: 0 commits · +0 −0 2022-05: 0 commits · +0 −0 2022-06: 0 commits · +0 −0 2022-07: 0 commits · +0 −0 2022-08: 0 commits · +0 −0 2022-09: 0 commits · +0 −0 2022-10: 0 commits · +0 −0 2022-11: 2 commits · +4 −131 2022-12: 6 commits · +118 −53 2023-01: 0 commits · +0 −0 2023-02: 0 commits · +0 −0 2023-03: 0 commits · +0 −0 2023-04: 0 commits · +0 −0 2023-05: 1 commit · +1 −0 2023-06: 0 commits · +0 −0 2023-07: 2 commits · +3 −7 2023-08: 0 commits · +0 −0 2023-09: 0 commits · +0 −0 2023-10: 3 commits · +35 −14 2023-11: 0 commits · +0 −0 2023-12: 0 commits · +0 −0 2024-01: 0 commits · +0 −0 2024-02: 0 commits · +0 −0 2024-03: 0 commits · +0 −0 2024-04: 0 commits · +0 −0 2024-05: 0 commits · +0 −0 2024-06: 0 commits · +0 −0 2024-07: 0 commits · +0 −0 2024-08: 0 commits · +0 −0 2024-09: 0 commits · +0 −0 2024-10: 1 commit · +1 −1 2024-11: 0 commits · +0 −0 2024-12: 0 commits · +0 −0 2025-01: 0 commits · +0 −0 2025-02: 2 commits · +5 −5 2025-03: 0 commits · +0 −0 2025-04: 0 commits · +0 −0 2025-05: 0 commits · +0 −0 2025-06: 0 commits · +0 −0 2025-07: 0 commits · +0 −0 2025-08: 0 commits · +0 −0 2025-09: 0 commits · +0 −0 2025-10: 1 commit · +736 −2 2025-11: 0 commits · +0 −0 2025-12: 0 commits · +0 −0 2026-01: 0 commits · +0 −0 2026-02: 2 commits · +34 −34 2026-03: 0 commits · +0 −0 2026-04: 0 commits · +0 −0

sources

  1. lore.kernel.org

    Upstream clock support for SoCFPGA Agilex5 was still being added on linux-clk in October 2025, indicating active maintenance and new silicon enablement rather than retirement.

  2. intel.com

    Intel/Altera still marketed Agilex 5 FPGA and SoC FPGA devices, including SoC variants, in 2025.

  3. intel.com

    A current Agilex 5 SoC FPGA SKU page listed the product as 'Launched' with HPS details, supporting that this hardware family remained commercially available in 2025.

  4. git.kernel.org

    The driver family covers Intel SoCFPGA and eASIC devices including Aria, Cyclone, Stratix 10, Agilex, and N5X/Agilex5 clock controllers.

codex reasoning notes (technical)

Local path inspection shows a real kernel clock-driver directory, not helpers. `lore_file_timeline` on drivers/clk/socfpga/clk-agilex5.c showed fresh 2025 linux-clk/LKML activity and a new Agilex5 driver addition; that is strong evidence against deprecation. Web search returned current Intel/Altera product pages for Agilex 5 SoC FPGAs, showing the family is still sold for new embedded/industrial deployments. Kconfig scope was verified from the local tree via shell; the kernel.org Kconfig URL is cited as a canonical stable source. A precise `lei` removal search was attempted but blocked by local `lei-daemon` permission failure, and no removal evidence surfaced from the lore timeline evidence.